1.
Design of Full Adder Using Subthreshold DTPT Logic. Adv Syst Sci Appl [Internet]. 2016 Mar. 30 [cited 2025 Mar. 31];16(1):85-94. Available from: https://ijassa.ipu.ru/index.php/ijassa/article/view/359