“Design of Full Adder Using Subthreshold DTPT Logic”, Adv Syst Sci Appl, vol. 16, no. 1, pp. 85–94, Mar. 2016, Accessed: Mar. 31, 2025. [Online]. Available: https://ijassa.ipu.ru/index.php/ijassa/article/view/359