1.
Design of Full Adder Using Subthreshold DTPT Logic. Adv Syst Sci Appl. 2016;16(1):85-94. Accessed March 31, 2025. https://ijassa.ipu.ru/index.php/ijassa/article/view/359