Sanapala K, sakthivel R. Design of Full Adder Using Subthreshold DTPT Logic. ASSA [Internet]. 30Mar.2016 [cited 2May2024];16(1):85-4. Available from: https://ijassa.ipu.ru/index.php/ijassa/article/view/359