Sanapala, Kishore, and R. sakthivel. “Design of Full Adder Using Subthreshold DTPT Logic”. Advances in Systems Science and Applications 16, no. 1 (March 30, 2016): 85–94. Accessed December 4, 2024. https://ijassa.ipu.ru/index.php/ijassa/article/view/359.