Sanapala, K., and R. sakthivel. “Design of Full Adder Using Subthreshold DTPT Logic”. Advances in Systems Science and Applications, Vol. 16, no. 1, Mar. 2016, pp. 85-94, https://ijassa.ipu.ru/index.php/ijassa/article/view/359.