K. Sanapala and R. sakthivel, “Design of Full Adder Using Subthreshold DTPT Logic”, ASSA, vol. 16, no. 1, pp. 85-94, Mar. 2016.