M. U. Rani, S. S. R. N., and R. N. B., “Leakage Power Reduction in Read and Write Enhanced Macro Memory Circuit Design Using Transistor Stacking and Reversible Approach”, ASSA, vol. 22, no. 1, pp. 130-147, Apr. 2022.