Sanapala, K. and sakthivel, R. (2016) “Design of Full Adder Using Subthreshold DTPT Logic”, Advances in Systems Science and Applications, 16(1), pp. 85–94. Available at: https://ijassa.ipu.ru/index.php/ijassa/article/view/359 (Accessed: 4 December 2024).