Sanapala, Kishore, and R. sakthivel. 2016. “Design of Full Adder Using Subthreshold DTPT Logic”. Advances in Systems Science and Applications 16 (1), 85-94. https://ijassa.ipu.ru/index.php/ijassa/article/view/359.