SANAPALA, K.; SAKTHIVEL, R. Design of Full Adder Using Subthreshold DTPT Logic. Advances in Systems Science and Applications, v. 16, n. 1, p. 85-94, 30 mar. 2016.