RANI, M. U.; N., S. S. R.; B., R. N. Leakage Power Reduction in Read and Write Enhanced Macro Memory Circuit Design Using Transistor Stacking and Reversible Approach. Advances in Systems Science and Applications, v. 22, n. 1, p. 130-147, 20 abr. 2022.