Sanapala, K.; sakthivel, R. Design of Full Adder Using Subthreshold DTPT Logic. ASSA 2016, 16, 85-94.