Rani, M. U.; N., S. S. R.; B., R. N. Leakage Power Reduction in Read and Write Enhanced Macro Memory Circuit Design Using Transistor Stacking and Reversible Approach. ASSA 2022, 22, 130-147.