Leakage Power Reduction in Read and Write Enhanced Macro Memory Circuit Design Using Transistor Stacking and Reversible Approach. Adv Syst Sci Appl 2022, 22 (1), 130-147. https://doi.org/10.25728/assa.2022.22.1.1177.