(1)
Design of Full Adder Using Subthreshold DTPT Logic. Adv Syst Sci Appl 2016, 16 (1), 85-94.