Sanapala, K. and sakthivel, R. 2016. Design of Full Adder Using Subthreshold DTPT Logic. Advances in Systems Science and Applications. 16, 1 (Mar. 2016), 85–94.