VLSI Implementation of Lightweight Cryptography Algorithm
Hinpreet kaur and Sakthivel R
School of Electronics Engineering, VIT University, Vellore, Tamil Nadu, India.

Abstract
Lightweight algorithms for cryptography are popular for resource stringent devices. Now days, radio frequency identification techniques are gaining popularity because of their small size and low cost applications. In this paper, Hummingbird algorithm is used to provide security in such devices like RFID tags, smart cards, etc. It is a Hybrid algorithm which provides security against most of the common attacks encountered such as linear attacks and differential attack. The hybrid combination of block and stream cipher makes this algorithm more secure using lesser number of clock cycles. The algorithm is implemented on both FPGA and ASIC platform. The main aim is to reduce the number devices utilized and using lesser area on the chip. The algorithm is implemented in Xilinx Vertex-5 family. This design consumes the total standard cell area of 0.255 mm$^2$. The design is placed and route using Cadence SoC Encounter at TSMC90nm technology.

Keywords Hummingbird algorithm; RFID tag; Lightweight cryptography; ASIC; FPGA.

1 Introduction
The motivation behind this work is the increase in demand of resource stringent devices such as smart cards and devices using the RFID (Radio Frequency Identification) technology. RFID tags are now being used in libraries to keep the records of the book, in hospitals for medical equipment detection, etc. The small size and low cost of the tags makes it popular.

RFID devices consist of mainly three elements, a tag, a reader and a database system. There exist a communication between the tag and the reader. This communication is affected by outside environment if a third person or attacker tries to leak the information. So it becomes essential to incorporate an algorithm in order to make the communication secure. This work proposes an area efficient architecture on both FPGA and ASIC platform.

2 Background
Hummingbird is proved to be very secure algorithm because it is a hybrid algorithm of stream cipher and block cipher. Despite of presence of many cryptographic algorithms such as DES (Data Encryption Standards) and AES (Advanced Encryption standard)[1,2], we need algorithm which is lightweight on both hardware
and software side, which is not fulfilled by the mentioned algorithms. Since RFID devices are small in size, the cryptographic unit thus used should be hardware friendly and provides the same level of security as in other non-resource constrained devices.

Several work has been carried out till related to this algorithm. Many other lightweight algorithms such as PRESENT, KLEIN, HIGHT, LED, ICEBERG are implemented in FPGA platform but Hummingbird is proved to provide the highest degree of security and is resistant to many attacks such as birthday attacks, algebraic attacks, structural attack and cube attack. The work related to Hummingbird are tabulated in table1. The first Hummingbird algorithm was implemented in 4-bit microcontroller with low power consumption\[?] . Many implementations are being carried out on FPGA platform are shown in the table1.

**Table 1 Different Implementations of Hummingbird algorithm**

<table>
<thead>
<tr>
<th>Paper</th>
<th>Year of Publication</th>
<th>Implementation platform</th>
<th>Key Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ref[?]</td>
<td>2009</td>
<td>Microcontroller</td>
<td>4-bit microcontroller , low power consumption</td>
</tr>
<tr>
<td>Ref[?]</td>
<td>2010</td>
<td>FPGA</td>
<td>Larger throughput ; smaller area</td>
</tr>
<tr>
<td>Ref[?]</td>
<td>2011</td>
<td>FPGA</td>
<td>Co-processor approach</td>
</tr>
<tr>
<td>Ref[?]</td>
<td>2011</td>
<td>FPGA</td>
<td>Throughput oriented and area oriented</td>
</tr>
<tr>
<td>Ref[?]</td>
<td>2011</td>
<td>FPGA</td>
<td>Gen2 protocols for MAC</td>
</tr>
<tr>
<td>Ref[?]</td>
<td>2014</td>
<td>FPGA</td>
<td>Low power and high speed</td>
</tr>
</tbody>
</table>

**3 Algorithm Steps**

The Hummingbird algorithm consists of a 256-bit secret key shared between the tag and the reader. There are four internal registers of 16-bit and a 16-bit Galois field LFSR. The registers are first initialized in the initialization process with some random initial vectors which are then being updated by the LFSR in the encryption process. The input to encryption is the plaintext and the output is the 16-bit cipher text. Fig.1 shows the working of the algorithm. The 16-bit plain text is given as the input along with the 256-bit key, which is segmented into four 64-bit subkeys. There are three blocks which perform initialization, encryption and decryption. In the initialization process, the registers are updated for encryption. After each set of plaintext and cipher text, the internal status registers are updated by the 16-bit LFSR. The initialization block and the encryption block consist of the block substitution box or S-Box and the linear permutation. The predefined s-box and the inverse s-box is shown in Table 2.

The message is encrypted by the tag using the encryption process and the resultant cipher text is sent to the reader. The reader decrypts the message using
the same key (as the key is being shared between tag and the reader).

![Algorithm flow of Hummingbird cryptography](image)

**Fig. 1** Algorithm flow of Hummingbird cryptography

### Table 2 S-box and the inverse S-box used in the algorithm

<table>
<thead>
<tr>
<th>x</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>S(x)</td>
<td>2</td>
<td>E</td>
<td>F</td>
<td>5</td>
<td>C</td>
<td>1</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>4</td>
<td>6</td>
<td>8</td>
<td>0</td>
<td>7</td>
<td>3</td>
<td>D</td>
</tr>
<tr>
<td>S(x)</td>
<td>C</td>
<td>5</td>
<td>0</td>
<td>E</td>
<td>9</td>
<td>3</td>
<td>A</td>
<td>D</td>
<td>B</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>4</td>
<td>F</td>
<td>1</td>
<td>2</td>
</tr>
</tbody>
</table>

### 4 Proposed Architecture

The proposed architecture is shown in Fig. 2. This architecture works on the encryption only and decryption only processor. The initialization block consists of four status registers and a ready pin. A 5-bit counter is used to count the number of clock cycles. When the `data_rdy` pin goes high, the counter starts counting and the status registers are initialized with some random values. The registers are then updated by undergoing encryption round of block cipher in next 16 clock cycles. For the algorithm refer[? ].

The Encryption block uses the initialized status registers to encrypt the plain
text into cipher text. Encryption undergoes the modulo $2^{16}$ addition of register RS1 and plain text and undergoes through the block encryption using the secret key. This is repeated four times and the resulting cipher text is given to the decryption module making the $enc_{\text{complete}}$ signal high. The decryption is just reverse of encryption. The input is cipher text and output is plain text. Modulo $2^{16}$ subtraction is used in decryption. Thus when both $dec_{\text{complete}}$ and $enc_{\text{complete}}$ signals are high the output is given in one clock cycle. The registers are updated for the next process.

**Table 3 Device utilization summary sheet**

<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
<th>Ref.</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of slice register</td>
<td>4242 (Ref. [?])</td>
<td>74 (This work)</td>
<td>12480 (Ref. [?])</td>
<td>33%</td>
<td>1%</td>
</tr>
<tr>
<td>Number of slice LUTs</td>
<td>3504 (Ref. [?])</td>
<td>2309 (This work)</td>
<td>12480 (Ref. [?])</td>
<td>28%</td>
<td>18%</td>
</tr>
<tr>
<td>Number of Bonded IOBs</td>
<td>278 (Ref. [?])</td>
<td>117 (This work)</td>
<td>172 (Ref. [?])</td>
<td>161%</td>
<td>68%</td>
</tr>
<tr>
<td>Number of fully used LUT-FF pair</td>
<td>1907 (Ref. [?])</td>
<td>70 (This work)</td>
<td>172 (Ref. [?])</td>
<td>32%</td>
<td>3%</td>
</tr>
<tr>
<td>Number of BUFG/ BUFC-TRLS</td>
<td>8 (Ref. [?])</td>
<td>1 (This work)</td>
<td>32 (Ref. [?])</td>
<td>25%</td>
<td>3%</td>
</tr>
</tbody>
</table>

**Fig. 2 Proposed architecture of Hummingbird encryption and decryption**

5 **Simulation Results**

The encryption block along with the initialization module of the Hummingbird algorithm are designed and simulated using the S-box using the LUT based ap-
LUT based s-box uses less area and power. The simulation results are shown in Fig.3. The 16-bit plain text is encrypted to 16-bit cipher text. When the reset is high, there will be no initialization process. After the reset signal changes to high, the initialization starts and the 16-bit plain text is converted to its cipher text using a 256-bit secret key. The first cipher text is obtained after 8-clock cycles and then at the subsequent clock cycles we will get the other cipher texts. The simulation carried out using Modelsim 6.5b. In the simulation results shown in Fig.3, a plaintext is encrypted using a 64-bit key and the respective cipher text and the decrypted data is obtained after 20-clock cycles. The result of the console window is given below:

```plaintext
# Hummingbird INPUT data==0011000000111001
# Hummingbird key==1110011011100111001000001101101110111000001101101011000111011001
# Hummingbird encrypt data==0101100100001110
# Hummingbird decrypt data==0011000000111001
```

Fig. 3 Simulation result of encryption process

The entire algorithm is designed and implemented in Xilinx 14.7 ISE suite with Virtex-5 XC5VLX20T in package FF-323 and speed grade -2. The results obtained were compared with the mentioned results in [? ]. The device utilization sheet is shown in Table.3. The total number of slices occupied in our design is 917, which is very less as mentioned in [? ].

The design works at a frequency of 14MHz and the power consumption is 322.80 mW at 2.5V. The device utilization summary sheet mentioned in Table.3 shows that our design utilizes less space and is hardware friendly. The lightweight algorithm such as Hummingbird can be used in resource stringent devices and are now a days used in password identification, library management system, hospitals embedded in the RFID tag.

The ASIC implementation of the Hummingbird encryption and decryption core is done using Cadence SoC Encounter using TSMC 90nm technology. The final chip layout is shown in Fig.4.

The design is successfully placed and route using Cadence SoC Encounter tool using TSMC 90nm technology with no setup and hold violations. The Cadence RC compiler results in the area, power, timing and the gate counts used in the design. The die area, power, area in gate counts and maximum frequency of
operation are tabulated in Table 4.

The design has worst case skew of 19psec and the best case skew of 16.1psec with no timing violations. After the place and route the design was verified for the geometry and there were no violations. This proposed design is thus area efficient at both FPGA and ASIC platform.

<table>
<thead>
<tr>
<th>Specifications</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Area</td>
<td>0.2556 mm²</td>
</tr>
<tr>
<td>Power</td>
<td>2.234 mW</td>
</tr>
<tr>
<td>Gate counts</td>
<td>11363</td>
</tr>
<tr>
<td>Max. Frequency</td>
<td>2.129 GHz</td>
</tr>
</tbody>
</table>

Fig. 4 Final chip layout

### 6 Conclusion and Future Scope

The Hummingbird encryption and decryption module is implemented in both FPGA and ASIC platform. The design is coded using Verilog HDL and implemented in Xilinx 14.7 ISE suite in Vertex-5 family. The results show reduced device utilization in slices. The ASIC implementation is done using Cadence SoC Encounter using TSMC90nm technology library. The design is successfully placed and route with no timing violations and the area power of the final chip is noted. Thus this design is suitable for resource stringent devices and hardware friendly as compared to AES and other cryptographic algorithms.

The algorithm used here S-Boxes, which can be designed using Boolean expression instead of LUT based approach. So the area and power can be reduced by using BDD reduction unit. The variable reordering reduces the Boolean functions according to the variables being selected. Learning CAD tools to perform BDD reduction module is further scope of study.

### References


**Corresponding author**

Hinpreet kaur can be contacted at: hinpreetkaur@gmail.com